



# Synaptic variation reduction via embedding Au nanocrystals in resistive switching layer and bottom electrode interface for CuTe/CuO/TiN-stacked synaptic device

Dong-Hyun Park<sup>1</sup> · Jea-Gun Park<sup>1</sup>

Received: 21 September 2023 / Revised: 27 October 2023 / Accepted: 27 October 2023  
© The Korean Physical Society 2023

## Abstract

Reliable artificial synaptic devices are essential for the stable and fast training of artificial neural networks (ANNs). Specifically, synaptic devices should be robust during the training and testing of ANNs to embed them in the hyper-scale synaptic cores of neuromorphic computing architectures. In this study, a highly reliable artificial synaptic device based on a CuTe/CuO/TiN-stacked conductive-bridge random-access memory cell having forming-free property was developed via embedding Au nanocrystals in the CuO resistive switching layer and TiN bottom electrode interface. Forming-free property was achieved by precisely designing the diameter of Au nanocrystals implementing the interface between the CuO resistive switching layer and TiN bottom electrode. In particular, this synaptic device exhibited multilevel current states when the compliance current level was varied. In addition, the synaptic device embedding Au nanocrystals (i.e., ~17.7 nm in diameter) showed a remarkable reduction of the variation in synaptic modulation. Furthermore, the test accuracy of image recognition via a deep neural network simulation was dramatically improved up to 91.95% using practical synaptic modulation data of the synaptic device embedding Au nanocrystals (i.e., ~17.7 nm in diameter).

**Keywords** Conductive-bridge random-access-memory (CBRAM) · Synaptic device · Au nanocrystals · Synaptic variation · Deep neural networks

## 1 Introduction

Memristive devices such as resistive random access memory (ReRAM), phase-change random access memory (PCRAM), ferroelectric random access memory (FeRAM), and memtransistor are promising candidates for artificial synaptic devices with synaptic cores in advanced neuromorphic chips [1–14]. Among these, ReRAM is currently being actively researched as an artificial synaptic device because of its multilevel capability (> 11 bits) [15], high switching speed (< 100 ps) [16], high endurance (> 10<sup>12</sup> cycles) [17], low power consumption (~ 1 mW), high scalability, and complementary metal–oxide–semiconductor (CMOS) compatibility [18]. ReRAM is generally categorized as valence change memory (VCM) with oxygen vacancy filaments and

electrochemical metallization cells (ECM) with conductive metal filaments. In particular, ECM (or conductive-bridge random access memory (CBRAM)) cells have the advantage of being able to operate at a lower voltage than VCM owing to the high mobility of metal ions in the oxide-based or chalcogenide-based resistive switching layer [19]. The CBRAM cell consists of a simple metal–insulator–metal (MIM) stack with an active top electrode layer (i.e., Cu, Ag, and CuTe), which is the source of a conductive metal filament, a resistive switching layer, and a bottom electrode (i.e., Pt and TiN). When a positive voltage is applied to the active top electrode layer, Cu or Ag in the active source layer are ionized (i.e., oxidized) such that diffusion and drift occur towards the bottom electrode due to the electric field. Subsequently, Cu or Ag ions are reduced by the supplied electrons at the bottom electrode, and Cu or Ag-based conductive metal filaments are formed in the resistive switching layer. Thereby, CBRAM cells can perform bistable resistance switching by electroforming and rupture dynamics of a conductive metal filament in the resistive switching layer

✉ Jea-Gun Park  
parkjgl@hanyang.ac.kr

<sup>1</sup> Department of Electronic Engineering, Hanyang University, Seoul 04763, Republic of Korea

using redox processes (i.e., reduction and oxidation) [20, 21].


However, CBRAM cells require an electroforming process for continuous bistable resistive switching, which adversely affects the reliability of the device because it artificially causes the breakdown of the resistive switching layer in the beginning [22–27]. Thus, the reliability of CBRAM cells can be improved by achieving forming-free characteristics. In addition, the electroforming process consumes high power and requires an additional circuit to generate a voltage higher than a set voltage [19]. Moreover, the variation in synaptic modulation would be drastically reduced when applied as an artificial synaptic device due to improvement in the reliability of the CBRAM cell. To date, various studies have been conducted to improve reliability by achieving forming-free characteristics in CBRAM cells [28–30]. However, studies presenting improved recognition performance by forming-free characteristics in neuromorphic applications (i.e., training and testing of deep neural networks (DNN)) have not been conducted.

In this study, we have designed a highly reliable artificial synaptic device based on a CBRAM cell having forming-free characteristics with a TiN capping layer, CuTe active source layer, CuO resistive switching layer embedded with Au nanocrystals (NCs), and a TiN bottom electrode.

Forming-free property was achieved by precisely controlling the diameter of the Au NCs embedded in the CuO resistive switching layer. In addition, the variation in synaptic modulation (i.e., long-term potentiation (LTP) and long-term depression (LTD)) was dramatically improved from 20.61 to 1.95%. Finally, a hardware-based DNN simulation with synaptic variations was performed to evaluate the accuracy of the image recognition task.

## 2 Experiments and discussion

In general, in a resistive switching layer, conductive metal filaments are generated stochastically at randomly distributed hillocks on the bottom electrode by a strong electric field applied in the vertical direction [20, 21]. In other words, the stochastic nature of the formation of conductive metal filaments in a resistive switching layer is removed due to the intentionally generated hillock-like surface topography. Thus, in this study, a resistive switching layer embedded with Au NCs was intentionally employed to modulate the surface topography of the TiN bottom electrode and achieve highly reliable synaptic modulation by obtaining forming-free characteristics, as shown in Fig. 1a. The highly reliable CBRAM-based artificial synaptic device was designed




**Fig. 1** CuTe/CuO/TiN-stacked CBRAM cell embedded with Au NCs. **a** Design of the highly reliable CBRAM cell embedded with Au NCs between the CuO resistive switching layer and TiN bottom electrode,


**b** device structure of the CBRAM cell, **c–e** top view SEM images of the Au thin films of thicknesses 1, 3, and 5 nm, respectively

with a 20 nm thick TiN capping layer, a 100 nm thick CuTe active source layer, a 20 nm thick CuO resistive switching layer embedded with Au NCs, and a plug-type TiN bottom electrode of area  $113 \times 113 \text{ nm}^2$ , as shown in Fig. 1b. To embed Au NCs in the CuO resistive switching layer, an Au thin film was deposited on the TiN bottom electrode and post-deposition annealing (PDA) was conducted in a nitrogen atmosphere of 400 °C. Subsequently, the CuO resistive switching layer, CuTe active source layer, and TiN capping layer were sequentially sputtered on the Au NCs after a typical positive photolithography process with a patterning area of  $60 \times 60 \text{ }\mu\text{m}^2$ . Finally, the CBRAM cells were fabricated by a lift-off process using acetone, methanol, and deionized water. In particular, CuO material was used as the resistive switching layer because Cu-based materials have high thermal stability, natural abundance, nontoxicity, and can be integrated with modern CMOS circuits [30]. To investigate the diameter of Au NCs, Au thin films of thickness 1, 3, and 5 nm were evaporated on the TiN surface sputtered on the  $\text{SiO}_2$  substrate, and PDA was performed in a nitrogen atmosphere at 400 °C. From scanning electron microscopy (SEM) of the 1 nm thick Au thin film processed by PDA, the average diameter of Au NCs is observed to be  $\sim 4.8 \text{ nm}$ , as shown in Fig. 1c, in which the scale bar size is 200 nm. In the 3- and 5-nm thick Au thin films processed by PDA, the average diameters of Au NCs are  $\sim 9.2 \text{ nm}$  and  $\sim 17.7 \text{ nm}$ , respectively, as shown in Fig. 1d, e. It is inferred that the average diameter of the Au NCs increases with the thickness of the Au thin film. Thus, the average diameter of the Au NCs depends on the thickness of the Au thin film. In addition, unlike the Au NCs in the 1- and 3-nm thick Au thin films, the Au NCs in the 5 nm thick Au thin film appear to be island-shaped on the TiN surface. These island-shaped Au NCs act as hillocks on the TiN bottom electrode and eliminate synaptic variations through forming-free characteristics. To further investigate the height of the Au NCs, four CBRAM devices were fabricated by varying the thickness of the Au thin film in the CuO resistive switching layer, and a cross-sectional transmission electron microscopy (x-TEM) analysis was conducted, as shown in Fig. 2. Unlike in Fig. 2a, the Au NCs in the 1-nm thick Au thin film are located between the CuO resistive switching layer and TiN bottom electrode contact (BEC), as shown in Fig. 2b. Here, the average height of the Au NCs is  $\sim 3.03 \text{ nm}$ , as shown in the magnified inset of Fig. 2b. In the Au thin films of thickness 3 and 5 nm, the average heights of the Au NCs are  $\sim 5.78 \text{ nm}$  and  $\sim 6.97 \text{ nm}$ , respectively, as shown in the magnified insets of Fig. 2c, d. Similar to the trends of the average diameter, the average height of the Au NCs increases linearly with the thickness of the Au thin film. In addition, the electroforming voltage would be decreased with increasing height of the Au NCs and acts as a virtual electrode because of the strong electric field applied in the vertical direction.

To demonstrate the effect of the embedded Au NCs in the CuO resistive switching layer and TiN bottom electrode interface, the electroforming process of the designed CBRAM-based artificial synaptic device was performed by applying DC voltage sweeps at the TiN capping layer. The TiN bottom electrode was grounded during the DC I-V measurements. When the DC voltage was scanned from 0 to 5 V, the CBRAM cell without Au NCs was switched from a high-resistance state (HRS) to a low-resistance state (LRS) with a high electroforming voltage of 3.8 V, as indicated by the blue line in Fig. 3a. This result indicates that conductive Cu filaments were generated in the CuO resistive switching layer owing to the diffusion and drift of Cu ions by the applied electric field. In other words, an almost hard breakdown of the CuO resistive switching layer occurred during the electroforming process. This electroforming process with a high voltage amplitude can adversely affect the reliability of the CBRAM cell. As the thickness of the Au thin film located at the interface of the CuO resistive switching layer and TiN bottom electrode increases from 1 to 5 nm at intervals of 2 nm, the electroforming voltage dramatically decreases from 2.2 to 0.3 V, as shown by the red, orange, and green curves in Fig. 3a. These results demonstrate that the Au NCs inserted at the interface of the CuO resistive switching layer and TiN bottom electrode can reduce the electroforming voltage from 3.8 to 0.3 V. In addition, we expect an improvement in the reliability of the synaptic modulation (i.e., LTP and LTD) in the designed CBRAM-based artificial synaptic device with a decrease in the amplitude of the electroforming voltage. After the electroforming process, bistable resistive switching was conducted by double scanning the DC voltage from 0 to 2 V (i.e., the set region), and from 0 to  $-1 \text{ V}$  (i.e., the reset region), as shown in Fig. 3b. When the DC voltage was scanned from 0 to 2 V, the CBRAM cell without Au NCs changed from HRS to LRS at 0.76 V, as shown by the blue curve in Fig. 3b. For Au thin films of 1, 3, and 5 nm thickness, the CBRAM cells were switched from HRS to LRS at 0.70 V, 0.52 V, and 0.30 V, respectively, as shown in the red, orange, and green curves in Fig. 3b. All CBRAM cells were changed from LRS to HRS by applying a negative voltage of  $-1.2 \text{ V}$  with typical negative differential resistance (NDR) phenomena at approximately  $-0.1 \text{ V}$ . As summarized in Fig. 3c, the forming voltage is decreased from 3.80 to 0.30 V and the set voltage is reduced from 0.76 to 0.30 V. However, the HRS current at 0.2 V is increased from  $1.7 \times 10^{-8}$  to  $9.3 \times 10^{-7} \text{ A}$  as the diameter of the Au NCs increases. This tendency is associated with the strengthening of the electric field applied in the vertical direction because the enlarged Au NCs act as virtual electrodes. However, the CBRAM cell embedded with an Au thin film of 5-nm thickness having a set voltage of 0.3 V is the same as the electroforming voltage of 0.3 V, such that forming-free characteristics are achieved. Through



**Fig. 2** Cross-sectional TEM images of the designed CBRAM cells (a) without Au NCs, b 1 nm thick Au thin film, c 3 nm thick Au thin film, and d 5 nm thick Au thin film



**Fig. 3** Electrical characteristics of the CBRAM cells without and with Au NCs. **a** Electroforming process of the CBRAM cells, **b** bi-stable resistive switching of the CBRAM cells, **c** summarized elec-

troforming voltage, set voltage, and HRS currents depending on the thickness of the Au thin film


resistive switching measurements of the designed CBRAM cell, we demonstrated that forming-free characteristics can be achieved in the CBRAM cell by precisely controlling the

size of the Au NCs in the CuO resistive switching layer and TiN bottom electrode interface.


Artificial synaptic devices require multilevel states to achieve high recognition accuracy for training and testing artificial neural networks (ANNs). Most CBRAM cells have multilevel states by control the degree of formation and rupture of conductive metal filaments in the resistive switching layer. To investigate the multi-level states of the designed CBRAM cell with the Au thin film of thickness 5 nm, DC I-V measurements were conducted by varying the compliance current level from  $10^{-5}$  to  $10^{-3}$  A, as shown in Fig. 4a. Typically, the LRS current level increases with the compliance current level. Thus, by controlling the compliance current level, our designed CBRAM cell with an Au thin film of 5 nm thickness could attain four level states (i.e.,  $I_{\text{off}}$ ,  $I_{\text{int2}}$ ,  $I_{\text{int1}}$ , and  $I_{\text{on}}$ ). It may be noted that the applied reset voltage was  $-1.2$  V at all compliance current levels. Additionally, we performed an endurance test for the four-level states, as shown in Fig. 4b. The designed CBRAM cell embedded with Au NCs exhibited a high endurance of  $10^5$  cycles in multilevel states. The currents were read at 0.1 V. Furthermore, the CBRAM cell had a high retention time of  $10^5$  s for the multilevel states, as shown in Fig. 4c. The highly reliable electrical characteristics of the designed CBRAM cell embedded with Au NCs (i.e., Au thin film of 5 nm) are due to the forming-free characteristics achieved by precisely controlling the size of the Au NCs.

Based on these multilevel states in the DC I-V characteristics, the LTP and LTD characteristics were evaluated during consecutive pulse operations, as shown in Fig. 5. As neuromorphic chips are typically trained and tested in pulse operations, the synaptic modulation of artificial synaptic devices should be tested under consecutive stimulus conditions (i.e., voltage pulses), unlike DC I-V scanning. To measure the synaptic modulation of the CBRAM cell without Au NCs, 128 voltage pulses with an amplitude of 0.78 V for potentiation and 128 voltage pulses with an amplitude of  $-0.20$  V for depression were sequentially

applied to the CBRAM cell for 20 cycles, as shown in Fig. 5a. The read voltage pulses of amplitude 0.20 V were applied between consecutive voltage pulses to output the conductance of the CBRAM cell without Au NCs. In addition, the widths of the voltage pulses for potentiation, depression, and read operations were 5 ms, and the interval between consecutive voltage pulses was also 5 ms. Consequently, the synaptic modulation characteristics of the CBRAM cell without Au NCs presented a large variation under continuously applied voltage conditions. In practice, such a large variation in synaptic modulation is unsuitable for training and testing ANNs. However, the variation in synaptic modulation in the consecutive voltage pulse condition is drastically reduced with increasing thickness of the Au thin film in the case of the CBRAM cell embedded with Au thin films of thickness 1, 3, and 5 nm in Fig. 5b–d. In particular, the synaptic modulation of the designed CBRAM cell with 5 nm thick Au thin film exhibits stable operation under consecutive stimulus conditions. It may be noted that the amplitudes of the voltage pulses for potentiation in the CBRAM cells with Au thin films of thicknesses 1, 3, and 5 nm are 0.72 V, 0.55 V, and 0.32 V, respectively. In Fig. 5e–h, we mathematically calculated the synaptic variation of the maximum conductance values for 20 cycles in the CBRAM cells without Au NCs and with Au thin films of thicknesses 1, 3, and 5 nm. In the CBRAM cell without Au NCs, the mean and standard deviation of the maximum conductance values are 5.24 ms and 1.08 ms, respectively, and the coefficient of variation is 20.61%, as shown in Fig. 5e. In addition, the mean and standard deviation of the maximum conductance values are 5.25 ms and 0.60 ms, respectively, and the coefficient of variation is 11.43% for the CBRAM cell with Au thin film of 1 nm thickness, as shown in Fig. 5f. Moreover, in the case of the CBRAM cells with Au thin films of 3 and 5 nm thicknesses, the mean values of the



**Fig. 4** Multilevel switching of the CBRAM cells with 5-nm thick Au thin film. **a** Multilevel switching of the designed CBRAM cell by varying the compliance current level, **b** write/erase endurance cycles, and **c** retention time for multilevel characteristics




**Fig. 5** Synaptic modulation of the CBRAM cell without **a** Au NCs and embedded with Au thin film of thickness **b** 1 nm, **c** 3 nm, and **d** 5 nm, respectively. Synaptic variations in the CBRAM cell without

**a** Au NCs and embedded with Au thin films of thickness **b** 1 nm, **c** 3 nm, and **d** 5 nm, respectively, represented by histograms

maximum conductance values are 4.96 ms and 5.14 ms, and the standard deviations of the maximum conductance values are 0.25 ms and 0.10 ms, respectively. Thus, the coefficient of variation for the CBRAM cell with Au thin film of 5 nm thickness is remarkably improved up to 1.95%, as shown in Fig. 5h. These results imply that the highly improved variation in the LTP and LTD characteristics of the designed CBRAM cell with Au thin film of 5 nm thickness is achieved through forming-free characteristics. Finally, we performed a hardware-based DNN

simulation and evaluated the test accuracy of the image recognition depending on variations in synaptic modulation, as shown in Fig. 5.

To perform a hardware-based DNN simulation using variations in synaptic modulation, a DNN with 784 input neurons, 128 hidden neurons, and 10 output neurons was designed, as shown in Fig. 6a. The designed DNN was trained using a modified handwritten image dataset from the National Institute of Standards and Technology



**Fig. 6** Hardware-based DNN simulation. **a** Structure of the designed DNN, and **b** test accuracy for 10,000 MNIST hand-written images depending on the Au thin film in the designed CBRAM cells

(MNIST). The MNIST dataset consists of 60,000 image data for training and 10,000 image data for testing. Moreover, each handwritten image is a  $28 \times 28$ -pixel matrix with 8-bit intensity (i.e., 0–255). In the training process, the MNIST image data with a  $28 \times 28$ -pixel matrix were converted to a  $784 \times 1$  vector using the flattening method and input to the designed DNN. Subsequently, the weighted summation process between the input and hidden layers was conducted using the input MNIST image data and the synaptic weights of the designed CBRAM cell with 5-nm thick Au thin film. The weighted summation values were then input to the next layer of hidden neurons and converted to an activation signal using the rectified linear unit (ReLU) function of the hidden neurons. Subsequently, the weighted summation process between the hidden and output layers was again performed using the input activation signal and synaptic weights. The weighted summation values between the hidden and output layers were input to the next layer of output neurons, and the output signals were generated using the softmax function of the output neurons. The errors between the generated output signals and one-hot encoded targets (i.e., the labels of the training image dataset) were calculated as sign functions for training hardware-based DNN simulations. The backpropagation algorithm for training the hardware-based DNN was based on a previously reported study [31]. The discrete and limited conductance levels of the designed artificial synaptic device were used in the weight update process. Moreover, we applied variations in synaptic modulation in CBRAM cells without Au NCs and with Au thin films of thicknesses 1, 3, and 5 nm in the training process of the designed DNN. The variation in synaptic modulation in the hardware-based DNN was applied to the weight update process as follows [32].

$$\Delta G_{\text{real}} = \Delta G_{\text{expected}} \times (1 + k) \left( k \leq \pm \frac{\sigma}{\mu} \right)$$

Here,  $\sigma$  and  $\mu$  denote the standard deviation and mean value of conductance, respectively. In the case of the CBRAM cell without Au NCs, the test accuracy for 10,000 test images is less than  $\sim 40\%$  over 60,000 iterations (i.e., 60,000 training images), as shown in Fig. 6b. This test accuracy indicates that a CBRAM cell without Au NCs cannot be employed as an artificial synaptic device because of high variation in synaptic modulation. However, the final test accuracy is abruptly increased up to 91.95% when the thickness of the Au thin film is increased from 1 to 5 nm. This result is due to the variation in synaptic modulation of the designed CBRAM cell, which is dramatically improved from 20.61 to 1.95% by inserting Au NCs in the CuO resistive switching layer and TiN bottom electrode interface. Thus, the designed CBRAM cell embedded with an Au thin film of thickness 5 nm can be employed as a highly reliable artificial synaptic device to improve the online training and test accuracy of advanced neuromorphic computing architectures.

### 3 Conclusion

In summary, a highly reliable CBRAM cell embedded with Au NCs with forming-free characteristics has been designed, and its applicability as an artificial synaptic device has been demonstrated. Forming-free characteristics could be achieved by precisely controlling the thickness of the inserted Au thin film in the CuO resistive switching layer and TiN bottom electrode. In addition, the CBRAM cell with Au thin film of 5-nm thickness exhibits multilevel current states depending on the compliance current level.

In neuromorphic applications, the variation in synaptic modulation of the CBRAM cell with Au thin film of 5-nm thickness is remarkably reduced up to 1.95%. Finally, the test accuracy for 10,000 MNIST test images was drastically improved to 91.95% after 60,000 iterations. These findings can contribute to the development of highly reliable synaptic devices within the hyper-scale synaptic cores of neuromorphic chips.

**Acknowledgements** We would like to thank Editage ([www.editage.co.kr](http://www.editage.co.kr)) for English language editing. This work was supported by the Technology Innovation Program (or Industrial Strategic Technology Development Program—Public-private joint investment semiconductor R&D program(K-CHIPS) to foster high-quality human resources) ("RS-2023-00235634", Development of high speed/low power/high reliability 2-terminal field-free SOT-MRAM) funded By the Ministry of Trade, Industry & Energy(MOTIE, Korea)(1415187787)

## References

1. K. Moon, S. Lim, J. Park, C. Sung, S. Oh, J. Woo, J. Lee, H. Hwang, *Faraday Discuss.* **213**, 421 (2019)
2. Q. Wang, G. Niu, R. Luo, W. Fang, R. Wang, Y. Xu, Z. Song, W. Ren, S. Song, *Microelectron. Eng.* **258**, 111773 (2022)
3. E. Covi, H. Mulaosmanovic, B. Max, S. Slesazeck, T. Mikolajick, *Neuromorphic Comput. Eng.* (2022). <https://doi.org/10.1088/2634-4386/ac4918>
4. K.H. Kim, S. Gaba, D. Wheeler, J.M. Cruz-Albrecht, T. Hussain, N. Srinivasa, W. Lu, *Nano Lett.* **12**, 389 (2012)
5. J.J. Yang, D.B. Strukov, D.R. Stewart, *Nat. Nanotechnol.* **8**, 13 (2013)
6. Z. Wang, S. Joshi, S.E. Savel'ev, H. Jiang, R. Midya, P. Lin, M. Hu, N. Ge, J.P. Strachan, Z. Li, Q. Wu, M. Barnell, G.L. Li, H.L. Xin, R.S. Williams, Q. Xia, J.J. Yang, *Nat. Mater.* **16**, 101 (2017)
7. A. Wedig, M. Luebben, D.Y. Cho, M. Moors, K. Skaja, V. Rana, T. Hasegawa, K.K. Adepalli, B. Yildiz, R. Waser, I. Valov, *Nat. Nanotechnol.* **11**, 67 (2016)
8. S.H. Jo, T. Chang, I. Ebong, B.B. Bhadviya, P. Mazumder, W. Lu, *Nano Lett.* **10**, 1297 (2010)
9. E.J. Merced-Grafals, N. Dávila, N. Ge, R.S. Williams, J.P. Strachan, *Nanotechnology* (2016). <https://doi.org/10.1088/0957-4484/27/36/365202>
10. T. Ohno, T. Hasegawa, T. Tsuruoka, K. Terabe, J.K. Gimzewski, M. Aono, *Nat. Mater.* **10**, 591 (2011)
11. S. Choi, S.H. Tan, Z. Li, Y. Kim, C. Choi, P.Y. Chen, H. Yeon, S. Yu, J. Kim, *Nat. Mater.* **17**, 335 (2018)
12. J. Joshua Yang, F. Miao, M.D. Pickett, D.A.A. Ohlberg, D.R. Stewart, C.N. Lau, R.S. Williams, *Nanotechnology* (2009). <https://doi.org/10.1088/0957-4484/20/21/215201>
13. M. Prezioso, F. Merrikh-Bayat, B.D. Hoskins, G.C. Adam, K.K. Likharev, D.B. Strukov, *Nature* **521**, 61 (2015)
14. D.A. Nguyen, Y. Jo, T.U. Tran, M.S. Jeong, H. Kim, H. Im, *Small Methods* **5**, 2101303 (2021)
15. M. Rao, H. Tang, J. Wu, W. Song, M. Zhang, W. Yin, Y. Zhuo, F. Kiani, B. Chen, X. Jiang, H. Liu, H.Y. Chen, R. Midya, F. Ye, H. Jiang, Z. Wang, M. Wu, M. Hu, H. Wang, Q. Xia, N. Ge, J. Li, J.J. Yang, *Nature* **615**, 823 (2023)
16. S. Yu, Y. Wu, R. Jeyasingh, D. Kuzum, H.S.P. Wong, *IEEE Trans. Electron Dev.* **58**, 2729 (2011)
17. H.Y. Lee, Y.S. Chen, P.S. Chen, P.Y. Gu, Y.Y. Hsu, S.M. Wang, W.H. Liu, C.H. Tsai, S.S. Sheu, P.C. Chiang, W.P. Lin, C.H. Lin, W.S. Chen, F.T. Chen, C.H. Lien, M.J. Tsai, *Tech. Dig. Int. Electron Dev. Meet. IEDM* **7** (2010).
18. H.S.P. Wong, H.Y. Lee, S. Yu, Y.S. Chen, Y. Wu, P.S. Chen, B. Lee, F.T. Chen, M.J. Tsai, *Proc. IEEE* **2012**, 100 (1951)
19. J.H. Yoon, J. Zhang, P. Lin, N. Upadhyay, P. Yan, Y. Liu, Q. Xia, J.J. Yang, *Adv. Mater.* **32**, 1 (2020)
20. K.H. Kwon, D.W. Kim, H.J. Kim, S.M. Jin, D.S. Woo, S.H. Park, J.G. Park, *J. Mater. Chem. C* **8**, 8125 (2020)
21. D.W. Kim, D.S. Woo, H.J. Kim, S.M. Jin, S.M. Jung, D.E. Kim, J.J. Kim, T.H. Shim, J.G. Park, *Adv. Electron. Mater.* (2022). <https://doi.org/10.1002/aelm.202101356>
22. J. Zhao, Q. Chen, X. Zhao, G. Yang, G. Ma, H. Wang, *Microelectron. J.* **131**, 105649 (2023)
23. Y.J. Choi, S. Bang, T.H. Kim, K. Hong, S. Kim, S. Kim, B.G. Park, W.Y. Choi, A.C.S. Appl. Electron. Mater. **2023**, 5 (1834)
24. A. Ali, H. Abbas, J. Li, D.S. Ang, *Appl. Phys. Lett.* (2023). <https://doi.org/10.1063/5.0149760>
25. H. Yuan, T. Wan, H. Bai, *Electron.* **12**, 1 (2023)
26. S. Pandey, R. Hull, *Appl. Phys. Lett.* (2023). <https://doi.org/10.1063/5.0146248>
27. Y.C. Shen, Y.W. Huang, T.Y. Yang, Y.J. Yu, H.C. Kuo, T.Y. Tseng, Y.L. Chueh, *ACS Appl. Nano Mater.* (2023). <https://doi.org/10.1021/acsnm.3c00810>
28. Y.F. Tan, M.C. Chen, Y.H. Yeh, C.W. Wu, T.M. Tsai, T.C. Chang, S.Y. Chou, Y.C. Huang, S.M. Sze, *Mater. Sci. Eng. B* **296**, 116619 (2023)
29. S. Saini, A. Dwivedi, A. Lodhi, A. Khandelwal, S.P. Tiwari, *Mem. Mater. Dev. Circ. Syst.* **4**, 100029 (2023)
30. M.J. Song, K.H. Kwon, J.G. Park, *Sci. Rep.* **7**, 1 (2017)
31. S. Lim, J.H. Bae, J.H. Eum, S. Lee, C.H. Kim, D. Kwon, B.G. Park, J.H. Lee, *Neural Comput. Appl.* **31**, 8101 (2019)
32. J. Park, E. Park, S. Kim, H.Y. Yu, A.C.S. Appl. Mater. Interfaces **11**, 32178 (2019)

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.